US 7,321,253 B2
Multiplier
Atsushi Hirabayashi, Tokyo (Japan); and Kenji Komori, Kanagawa (Japan)
Assigned to Sony Corporation, (Japan)
Appl. No. 10/499,867
PCT Filed Nov. 29, 2002, PCT No. PCT/JP02/12557
§ 371(c)(1), (2), (4) Date Mar. 25, 2005,
PCT Pub. No. WO03/056497, PCT Pub. Date Jul. 10, 2003.
Claims priority of application No. 2001-391355 (JP), filed on Dec. 25, 2001.
Prior Publication US 2005/0173767 A1, Aug. 11, 2005
Int. Cl. G06G 7/12 (2006.01)
U.S. Cl. 327—355  [327/356] 2 Claims
OG exemplary drawing
 
1. A multiplier comprising:
a first MOS transistor, a second MOS transistor having a drain connected to a source of said first MOS transistor, and a third MOS transistor having a drain connected to the source of said first MOS transistor;
a first voltage source connected to a gate of said first MOS transistor, a second voltage source connected to a gate of said second MOS transistor, and a third voltage source connected to a gate of said third MOS transistor; and
said second MOS transistor and said third MOS transistor are formed in such a manner as to have drain current coefficients substantially equal to each other and said second voltage source and said third voltage source have voltage values substantially equal to each other while all of said first to third MOS transistors are given either as NNOS transistors or as PMOS transistors, wherein an output terminal of the multiplier is provided at one of the source of the first MOS transistor, the drain of the second MOS transistor, and the drain of the third MOS transistor.