CPC G09G 3/3233 (2013.01) [G09G 2300/0819 (2013.01); G09G 2300/0842 (2013.01); G09G 2300/0861 (2013.01); G09G 2320/0233 (2013.01); G09G 2320/0247 (2013.01); G09G 2330/021 (2013.01)] | 15 Claims |
1. A pixel circuit, comprising: a driving circuit, a data writing circuit, a compensation circuit, a light emission control circuit, a first reset circuit, a second reset circuit, and a light-emitting element; wherein:
the driving circuit comprises a control terminal, a first terminal and a second terminal, which are respectively connected with a first node, a second node, and a third node, and are used for controlling a driving current flowing through the first terminal and the second terminal for driving the light-emitting element to emit light;
the data writing circuit is used for writing a data signal to the first terminal of the driving circuit under control of a writing control signal;
the compensation circuit is used for electrically connecting the control terminal and the second terminal of the driving circuit under control of a compensation control signal, and storing a voltage of the control terminal of the driving circuit;
the light emission control circuit is used for causing the driving current to flow through the light-emitting element under control of a light emission control signal;
the first reset circuit is used for applying a first reset voltage to the control terminal of the driving circuit under control of a first reset control signal,
the second reset circuit is used for applying a second reset voltage to a first electrode of the light-emitting element under control of a second reset control signal;
in a case where each display cycle sequentially comprises one write frame and at least one skip frame, within the write frame, the writing control signal and the second reset control signal are synchronized, and within each skip frame, the writing control signal is kept as an invalid level, and the second reset control signal of the skip frame has same characteristics as the second reset control signal of the write frame.
|