CPC H04N 25/673 (2023.01) | 19 Claims |
1. A noise-reduction circuit comprising:
a reference frame generator configured to generate a reference frame based on a plurality of image frames generated by an image sensor during a calibration phase in which pixels of the image sensor do not capture light;
a memory coupled to the reference frame generator, the memory being configured to receive the reference frame from the reference frame generator and store the reference frame for subsequent use during a first noise-reduction phase that is subsequent to the calibration phase; and
a processor coupled to the memory, the processor being configured to:
during the first noise-reduction phase, retrieve the reference frame from the memory and use the reference frame to reduce noise in an image frame received from the image sensor;
subsequent to the first noise-reduction phase, initiate a recalibration phase in which a new reference frame is generated based on the reference frame and at least one additional image frame generated by the image sensor; and
subsequent to the recalibration phase, initiate a second noise-reduction phase in which the new reference frame is used to reduce noise in multiple image frames received from the image sensor.
|